Project Objective
This research page presents Designing a fault current limiter with Matlab Simulink Thyristor as a structured Fault Detection & Protection simulation project within Power Systems & Power Quality. The objective is to explain the model, demonstrate the local research video and support scholars with a clear workflow for thesis, paper implementation, presentation and academic discussion.